Abstract-We propose the use of quadratic slope compensation in a current-mode DC-DC buck converter in place of the conventional linear slope compensation scheme. When the inductorcurrent detection circuit is constructed such that it has a transfer function that is inversely proportional to the input voltage, the slope value of the current feedback loop becomes insensitive to the converter's output voltage and the damping factor of the loop becomes constant. Therefore, stable operation with large frequency bandwidth is realized. Applying the quadratic slope compensation, a CMOS DC-DC buck converter was designed that had an output voltage range from 4.5V to 0.7V, an output current range up to 1A, and a switching frequency of 5M Hz using a 0.6µm CMOS process.
I. INTRODUCTION
A current-mode DC-DC converter realizes a large frequency bandwidth. To achieve this, two feedback loops, a voltage loop and a current loop, are needed. Although circuits can become complicated, it is possible to extend the frequency bandwidth up to half of the switching frequency.
In order to guarantee the stability of the current loop, slope compensation is needed [1] , [2] . The amount of the slope compensation is important because it affects both the stability and the frequency bandwidth of the whole DC-DC converter. However, the optimum amount of slope compensation changes depending on the output voltage of the DC-DC converter. Therefore, the amount of the slope compensation with the maximum output voltage is chosen. When the output voltage is low, overcompensation occurs, and the frequency bandwidth becomes small.
The design would like to use switching frequency of 5M Hz. Increasing the switching frequency requires the high-speed operational capability of the current detection circuit. Two major methods are conventionally used to detect the inductor's current flow [3] . One is to insert a resistor in a series with the inductor. In this case, constant gain and fast response of the loop can be obtained; however, the power consumption in the resistor becomes large and the power conversion efficiency of the DC-DC converter falls. Another is to use a replica of the switching transistor, reduced in size, along with an operational amplifier. The voltage across the switching transistor precisely mirrors to the voltage across the replica transistor by the operational amplifier, and a current proportional to the one in the switching transistor when it is turned on is produced in the replica transistor. However, the loop response becomes slow due to the use of the operational amplifier, thus restricting the switching speed and the duty ratio for the DC-DC converter.
Considering these issues, in this paper, we first propose the use of a quadratic slope compensation scheme, which can eliminate the dependency of the slope value on the output voltage of the DC-DC converter [4] . We secondly provide a current detection circuit that is fast enough to enable the DC-DC converter to operate at a switching frequency of 5M Hz. Furthermore, this current detection circuit is configured such that the transfer function is inversely proportional to the converter's input voltage. Therefore, the input voltage dependency of the current feedback loop is also eliminated.
II. BLOCK DIAGRAM OF THE DESIGNED CURRENT-MODE
DC-DC BUCK CONVERTER Fig. 1 shows a block diagram of the designed current-mode DC-DC buck converter. The converter has two control loops; one is a voltage control loop and the other a current control loop. The current detection circuit detects the inductor current, then converts it into voltage. The sum of the voltage from the current detection circuit and that of the slope compensation produced in the slope compensation block is applied to a comparator and is compared with the voltage from the error amplifier in the voltage control loop.
At the beginning of the clock period, a set pulse is applied to the S terminal of SR-FF, and this forces the Q output to be high. The output of the control circuit then becomes low, and M p and M n are turned on and off, respectively. As a result, the inductor current I L begins to increase with time. When V i in Figure 1 , which is the voltage proportional to the inductor current, exceeds V c , the comparator output becomes high and the Q output of SR-FF becomes low. Then, M p and M n change to off and on, respectively.
III. THE CURRENT DETECTION AND SLOPE COMPENSATION CIRCUIT
High-speed operation is required for the current detection circuit. When we convert the input voltage of 5.5V into the output voltage of 0.7V with a 5M Hz switching frequency, the on-time of the M p becomes about 25nsec, and it becomes necessary for the output of the current detection circuit to settle within at least half of that time. In other words, a response time of less than 10nsec is required in the current detection circuit. Fig. 2 shows the circuit configuration of the current detection and slope compensation circuit. When transistor M P is turned on, SW 1 is turned on and SW 2 is turned off. The inductor current is detected by monitoring the voltage across the drain and source terminals of M P because the current flows through the "on" resistance of M P . This corresponds to the voltage difference between V in and the voltage at node N LX . The voltage at node N LX is then shifted by M c1 , amplified by M c2 and appears at node V i . When transistor M P turns off, SW 1 is turned off and SW 2 is turned on, and V i becomes constant. The transfer function of the circuit when transistor M P is turned on is
where β P and V thP are the transconductance parameter and the threshold voltage of M P , respectively. Eq. (1) indicates that the transfer function of the current detection circuit is inversely proportional to the input voltage, provided that V thP is small compared with V in . 
where β c4 is the transconductance parameter of M c4 . When M P turns off, SW 4 turns on and the current flows in M c4 becomes constant. Fig. 3 shows the block diagram of a DC-DC buck converter with current and voltage feedback loops. T cm is the transfer function from the feedback voltage to duty cycle, T ps is the transfer function from the duty cycle to the inductor current, H e(s) is the sampled-data transfer function, Z CR is the impedance of C and the load resistor R L in parallel, β is the voltage-dividing ratio between resistors R f 1 and R f 2 in Fig. 1, and A err(s) is the small signal transfer function of the error amplifier. T ps and H e(s) are given in [1] 
IV. STABILITY OF THE CURRENT FEEDBACK LOOP
where ω n = πf s , and
A. Stability Analysis of the Conventional Slope Compensation
We first analyze the stability of the current feedback loop, which is the enclosed part with the dashed line in Fig. 3 , in the case of the conventional slope compensation. T cm is [2]
where m c is the voltage slope of the slope compensation signal, and m 1 is the slope of the inductor current change, which is converted into voltage in a current detection circuit. The latter is given by The closed-loop transfer function of the current feedback loop becomes
where the damping factor ζ is
The stability and the frequency bandwidth are deeply related to the ζ value in Eq. (9). In order to keep the stability of the current feedback loop, ζ ≥ 1/2 is necessary. Moreover, when ζ becomes larger than one-half, the frequency bandwidth of the current feedback loop decreases. From Eq. (9), the m c that satisfies the relation ζ ≥ 1/2 becomes
The m c becomes dependent on V out . We need to set m c at the maximum in order to satisfy Eq. (10) all the time whenever V out changes. However, it overcompensates when the output voltage of the DC-DC converter is low. The frequency bandwidth also decreases.
B. Stability Analysis of the Quadratic Slope Compensation
When we apply the quadratic slope compensation scheme, we need to examine two cases: the small signal condition and the large signal condition. In steady state, the damping factor ζ should be larger than half. On the other hand, ζ should be larger than zero when a large amount of disturbance is introduced. Fig. 4(a) shows the waveforms of V c and V i in the PWM comparator when the quadratic slope compensation is used. In steady state,
where m c is the coefficient for the quadratic slope compensation voltage, and V i0 is the voltage of V i at time zero. When V c increases or V i decreases by the amount ∆v f , we obtain
Assuming that ∆d is sufficiency small compared with D. The transfer function from the feedback voltage to duty cycle when the quadratic slope compensation is applied becomes
Note that only the damping factor ζ becomes different from the case of the conventional slope compensation. Substituting Eq. (13) into Eq. (7), we obtain
As mentioned before, ζ must be more than half. Then m c becomes
The lower limit of the m c value is obtained by setting D = 1. From Eq. (15), we can find that the m c value is not dependent on the output voltage but on the input voltage.
When a large amount of disturbance occurs, the effective slope value m c(ef f ) , which is shown in Fig. 4(b) by dotted lines, changes depending on the amount of ∆v f . The minimum value of m c(ef f ) , which occurs when DT s equal ∆dT s , is given by 
The lowest m c value in Eq. (17), when D = 1, is larger than that in Eq. (15) 
V. SIMULATION RESULTS
A DC-DC buck converter with the current-mode control was designed using standard 0.6µm CMOS technology, and its loop transfer function was examined by calculation using the components' values applied in the design. The conditions were such that the sampling frequency f s was 5M Hz, the output inductor L was 1.0µH, the output capacitor C was 10µF, and the equivalent series resistance of the output capacitor R c was 10mΩ. The transfer function of the whole control loop in Fig. 3 is calculated and shown in Fig. 6 . V in and V out are chosen to be 3.6V and 2.4V, respectively. The unity gain bandwidth is 200kHz with a phase margin of 70
• . These data verify the stable operation and the relatively wide frequency bandwidth of the designed DC-DC buck converter.
A SPICE simulation of the designed DC-DC buck converter was actually performed using 0.6µm CMOS device parameters. Fig. 7 shows the simulated transient response of the inductor current, the voltage at node N LX , and the output voltage V i of the current detection and slope compensation circuit. V in is 3.6V, V out is 2.5V, and the load resistor R L is 25Ω. The waveforms in Fig. 7 demonstrate the effectiveness of the quadratic slope compensation.
VI. CONCLUSION A current-mode DC-DC buck converter with a 5M Hz switching frequency was designed and simulated using a standard 0.6µm CMOS process. We propose the use of a quadratic slope compensation scheme to avoid the influence of the input and output voltages on the stability and the frequency bandwidth of the current feedback loop. The SPICE simulation verifies the effectiveness of our method.
